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論 文 内 容 の 要 旨 
 A new type of FET memory based on ferroelectric-insulator interface conduction has been proposed.  This 
FET has two kinds of structure such as metal-insulator-ferroelectric-metal (MIFM) and metal-ferroelectric- 
insulator-metal (silicon) (MFIM(S)).  This FET consists of source and drain electrodes between ferroelectric 
(Pb(Zr0.52, Ti0.48)O3 (PZT), SrBi2Ta2O9 (SBT)), insulator (HfO2, SiO2, SiON), and top- and back-gate.  Drain 
current flows along the interface between ferroelectric and insulator layers and need no semiconductor. 
 In theoretical consideration, the polarization (electric flux density) of ferroelectric was calculated by using the 
Miller’s empirical formula.  Voltage distribution applied to ferroelectric and insulator layer was calculated, and 
the ferroelectric-insulator interface conduction FET can be considered to operate at low voltage.  However, the 
carrier injection to ferroelectric-insulator interface is assumed and calculated, and it can be considered to operate 
about 5 V.  Using the MIS-FET theory, ID-VG characteristics of the ferroelectric-insulator interface conduction 
FET was calculated.  ON current increases with increasing the film thickness of ferroelectric.  Memory window 
is enlarged with increase of the insulator thickness.  When the insulator dielectric constant is large, ON current 
become to be large. 
 Firstly, an interface conduction FET with the MIFM structure was fabricated and its characteristics were 
investigated.  Moreover we have attempted to improve the characteristics.  In a Pt/HfO2/PZT/Pt structure 
interface conduction FET using a PZT with large remanent polarization and a HfO2 with high dielectric constant, 
the characteristics of ID-VG and ID-VD are similar to conventional MIS-FET, and main carrier is a hole.  OFF 
state current is very small as below 10-10 A.  Maximum ON/OFF current ratio is about 5×105.  In order to 
increase the ON current, a Pt/HfO2/epitaxial PZT/Pt/MgO structure interface conduction FET in which epitaxial 
PZT is used.  Because, it is thought that remanent polarization of epitaxial PZT is larger than that of randomly 
orientated films.  Maximum ON/OFF current ratio is about 3×104.  ON/OFF memory current ratio is 3×102.  
However, the grown PZT is not oriented in the direction of perfect c-axis on Pt/MgO substrate and the leakage 
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current is large.  In order to decrease leakage current, interface conduction FET was fabricated as 
Pt/SiO2/PZT/Pt structure with smooth surface of PZT by mechanical milling.  The leakage current can be 
decreased.  However, the FET characteristics cannot be improved because the PZT surface received damage in 
the milling.  As another method to decrease the leakage, interface conduction FET is fabricated as 
Pt/HfO2/PZT/Pt structure with oxidation layer of S/D electrode (Ti).  The leakage current can be decreased, 
however, the FET characteristics cannot be improved because the PZT surface received some damages.  In order 
to make perfectly polarization inversion, interface conduction FET is fabricated as Pt/HfO2/SBT/Pt structure.  
Maximum ON/OFF current ratio is about 1×104.  ON/OFF memory current ratio is 1×102.  However, the 
leakage current is large. 
 The other structure, an interface conduction FET with the MFIM(S) structure was fabricated and its 
characteristics was investigated.  Moreover, we have attempted to improve the characteristics.  The leakage 
current decreased in Pt/SBT/SiO2/Pt structure interface conduction FET, but the transistor property was not 
obtained because the leakage current of SiO2 insulator layer was much increased after annealing of SBT.  In a 
Pt/SBT/SiON･SiO2/Si interface conduction FET using a thermal oxidation insulator layer with a good thermal 
stability, the characteristics of ID-VG and ID-VD are similar to conventional MIS-FET and main carrier is a hole.  
Maximum ON/OFF drain current ration is about 5×104.  In ON state, the drain current is almost equal to IS 
and leakage current from top-gate and back-gate is small enough in comparison with drain and source current.  
Therefore, the drain current can be considered to flow at interface between ferroelectric and insulator layer.  
The drain current has linear dependence to W/L along with conventional MOS-FET.  Increase of the thickness 
of insulator increased the width of the memory window which is consistent with the calculation. 











として PZT（PbZrx-Ti1-xO3）膜と SBT（SrBi2Ta2O7）膜、絶縁体として HfO2 膜、SiON 膜、SiO2 膜を用いて、様々
な組み合わせ構造の FET メモリの試作を行った。M（金属）/HfO2/PZT/M 構造 FET では、ON/OFF 電流比 5.5 桁、
メモリの ON/OFF 電流比 3.5 桁を得た。また M/SBT/SiON/Si 構造 FET では、ドレイン電流が安定で、リーグ電流
も小さくなり、明確な特性を得ることができた。このような新構造素子により、界面電流の強誘電体分極による制御
とメモリ効果を確認できた。 
 以上述べたように、本論分は強誘電体-絶縁体界面伝導を用いたメモリ FET につき、特性解析から素子の試作・評
価にわたる一連の重要な成果を得ており、学位（工学）論文として価値があるものと認める。 
